

Please type a plus sign (+) inside this box → +


PTO/SB/08A (08-00)

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO				Complete if Known	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT <i>(use as many sheets as necessary)</i>				Application Number	Unknown
				Filing Date	Herewith
				First Named Inventor	Mark Lemkin
				Group Art Unit	Unknown
				Examiner Name	Unknown
				Attorney Docket Number	AIMI-01841US0
Sheet	1	of	2	50 U.S.C. 159	9/9/944830

U.S. PATENT DOCUMENTS

FOREIGN PATENT DOCUMENTS

Examiner Signature		Date Considered	1/16/03
-----------------------	---	--------------------	---------

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Unique citation designation number. ² See attached Kinds of U.S. Patent Documents. ³ Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶ Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U. S. Patent and Trademark Office, Washington, DC 20231.
DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

Please type a plus sign (+) inside this box → +

PTO/SB/08B (08-00)
Approved for use through 10/31/2002. OMB 0651-0031
U. S. Patent and Trademark Office: U. S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449B/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

Sheet 2 of 2

Complete if Known

Application Number	Unknown
Filing Date	Herewith
First Named Inventor	Mark Lemkin
Group Art Unit	Unknown
Examiner Name	Unknown

Attorney Docket Number AIMI-01841US0

OTHER PRIOR ART – NON PATENT LITERATURE DOCUMENTS

Examiner Initials	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
Ah		DELEONIBUS, S., et al., "Field Transistors Electrical Behaviour in Double Level Aluminum Interconnect Process VLSI Multilevel Interconnection Conference, 1989, 6th Int'l IEEE, 1989, p. 507	
		DALE, D.P.E., "Video Amplifiers for Video Display Units", Linear Analogue Circuits and Systems, IEE Colloquium in 1992, pp. 8/1-8/7	
		PETERSON, K.E., et al., "3-V MMIC Power Amplifier with Novel Bias Circuitry", Microwave Symposium Digest, 1991, IEEE MTT-S Int'l, 1991, pp. 823-826, Vol. 2	
		DEGRAUWE, M., et al., "Adaptive Biasing CMOS Amplifiers", IEE Journal of Solid-State Circuits, Vol. SC-17, No. 3, June 1982	
		DECLERCQ, M., et al., "TP 10.6: 5V-to-75V CMOS Output Interface Circuits", 1993 IEEE Int'l Solid-State Circuit Conference, Session 10/ High-Speed Communication and Interfaces/Paper Tp 10.6	
		YAMAGUCHI, T., et al., "Process and Device Design of a 1000-V MOS IC", IEEE Transactions on Electron Devices, Vol. ED-29, No. 8, August 1982	
		RUMENNICK, V., et al., "Integrated High and Low Voltage CMOS Technology", 1982 IEEE, IEDM 82, pp. 77-80	
		MARTIN, R., et al., "NMOS Driver with Active Outputs", 1983 IEEE, IEDM 84, pp. 266-269	
		ZAHIR, P., et al., "Modeling and Characterization of CMOS-Compatible High-Voltage Device Structures", IEEE Transactions on Electron Devices, Vol. ED-34, No. 11, November 1987	
		LUDIKHUIZE, A.W., "High-Voltage DMOS and PMOS in Analog IC's", 1982 IEEE, IEDM 82, pp. 81-84	
		MEYER, W.G., et al., "Integrable High Voltage CMOS: Devices, Process Application", 1985 IEEE, IEDM 85, pp. 732-735	

Examiner Signature

Date Considered

01/16/03

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Unique citation designation number. ² Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U. S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.